

Home | Login | Logout | Access Information | Alerts |

Welcome United States Patent and Trademark Office

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for	r ''(('cc	mputer	aided	design'	and ar	nnotation) <in>metadata</in>)"

	or "(('computer aide ch matched 8 of 11		and annotation) <in>metadata)"</in>				
			, 25 to a page, sorted by Relevance in Descending order.				
≽ <u>View Ses</u>	sion History						
New Sea	<u>rch</u>	Modi	fy Search				
» Key		(('com	puter aided design' and annotation) <in>metadata)</in>				
IEEE JNL IEEE Journal or Magazine		С	Check to search only within this results set				
IEE JNL	IEE Journal or Magazine	Displ	Format: @ Citation C Citation & Abstract				
IEEE CNF	IEEE Conference Proceeding	Select	Article Information .				
IEE CNF	IEE Conference Proceeding		1. Optimal circuit clustering for delay minimization under a more general delay moc Sze, C.N.; Ting-Chi Wang;				
ieee Std	IEEE Standard		Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on Volume 22, Issue 5, May 2003 Page(s):646 - 651				
			AbstractPlus References Full Text: PDF(448 KB) IEEE JNL				
		n	2. Lazy transition systems and asynchronous circuit synthesis with relative timing Cortadella, J.; Kishinevsky, M.; Burns, S.M.; Kondratyev, A.; Lavagno, L.; Stevens, K.S Yakovlev, A.; Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on				
			Volume 21, Issue 2, Feb. 2002 Page(s):109 - 130 AbstractPlus References Full Text: PDF(511 KB) IEEE JNE.				
		m	3. JiffyTune: circuit optimization using time-domain sensitivities Conn, A.R.; Coulman, P.K.; Haring, R.A.; Morrill, G.L.; Visweswariah, C.; Chai Wah Wt Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on Volume 17, Issue 12, Dec. 1998 Page(s):1292 - 1309				
-			AbstractPlus References Full Text: PDF(480 KB)				
•		m	4. Timing models in VAL/VHDL Augustin, L.M.; Computer-Aided Design, 1989. ICCAD-89. Digest of Technical Papers., 1989 IEEE Inte Conference on 5-9 Nov. 1989 Page(s):122 - 125				
			AbstractPlus Full Text: PDF(376 KB) IMEE CNF				
			5. An integrated CAD environment for system design Pendleton, J.M.; Burns, C.; System Sciences, 1989. Vol.I: Architecture Track, Proceedings of the Twenty-Second / International Conference on Volume 1, 3-6 Jan. 1989 Page(s):39 - 48 vol.1				
			AbstractPlus Full Text: PDF(708 KB) IEEE CNF				
			6. Timing optimization on routed designs with incremental placement and routing c Chieh Changfan; Yu-Chin Hsu; Fur-Shing Tsai; Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on Volume 19, Issue 2, Feb. 2000 Page(s):188 - 196				

AbstractPlus | References | Full Text: PDF(192 KB) | IEEE JNL

7. Reusing mechanical engineering design

Information Reuse and Integration, 2003. IRI 2003. IEEE International Conference on 2003 Page(s):299 - 304

AbstractPlus | Full Text: PDF(557 KB) REEE CNF

8. A VHSIC compatible CMOS/SOS cell family

Martinez, M.A.; Polkinghorn, R.W.; SOS/SOI Technology Workshop, 1988. Proceedings., 1988 IEEE 3-5 Oct. 1988 Page(s):71

AbstractPlus | Full Text: PDF(32 KB) IEEE CNF

Help Contact Us Privacy &:

© Copyright 2005 IEEE -

Indexed by **Minspec**



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: The ACM Digital Library

+"computer aided design" +annotation



THE ACM DIGITAL LIBRARY

Feedback Report a problem Satisfaction survey

Terms used computer aided design annotation

Found 713 of 157,956

Sort results

results .

publication date by Display

expanded form

Save results to a Binder ? Search Tips Open results in a new

Try an Advanced Search Try this search in The ACM Guide

Result page: <u>previous</u> <u>1</u> <u>2</u> <u>3</u> <u>4</u> **5** <u>6</u> <u>7</u> <u>8</u> <u>9</u> <u>10</u>

Relevance scale 🔲 📟 📟

Results 81 - 100 of 200 Best 200 shown

> System-level power optimization: techniques and tools Luca Benini, Giovanni de Micheli

window

April 2000 ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 5 Issue 2

Full text available: pdf(385.22 KB)

Additional Information: full citation, abstract, references, citings, index terms

This tutorial surveys design methods for energy-efficient system-level design. We consider electronic sytems consisting of a hardware platform and software layers. We consider the three major constituents of hardware that consume energy, namely computation, communication, and storage units, and we review methods of reducing their energy consumption. We also study models for analyzing the energy cost of software, and methods for energy-efficient software design and compilation. This survery ...

82 Using VRML in construction industry applications

Robert Lipman, Kent Reed

February 2000 Proceedings of the fifth symposium on Virtual reality modeling language (Web3D-VRML)

Full text available: pdf(945.65 KB)

Additional Information: full citation, abstract, references, citings, index

This paper describes initial research using the Virtual Reality Modeling Language (VRML97) in construction industry applications. The modeling of steel structures and construction equipment as objects for inclusion in construction-site world models was studied. The ultimate goal is to provide three-dimensional web-based technologies for managing, accessing, and viewing construction project information.

Keywords: VRML, computer-integrated construction, construction equipment, steel structures, virtual environments

83 300MHz design methodology of VU for emotion synthesis

Takayuki Kamei, Hideaki Takeda, Yukio Ootaguro, Takayoshi Shimazawa, Kazuhiko Tachibana, Shin'ichi Kawakami, Seiji Norimatsu, Fujio Ishihara, Toshinori Sato, Hiroaki Murakami, Nobuhiro Ide, Yukio Endo, Akira Aono, Atsushi Kunimatsu January 2000 Proceedings of the 2000 conference on Asia South Pacific design automation

Full text available: pdf(509.23 KB) Additional Information: full citation, references, citings

84 Memory binding for performance optimization of control-flow intensive behaviors Kamal S. Khouri, Ganesh Lakshminarayana, Niraj K. Jha



November 1999 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design

Full text available: pdf(164.71 KB)

Additional Information: full citation, abstract, references, citings, index

This paper presents a memory binding algorithm for behaviors that are characterized by the presence of conditionals and deeply-nested loops that access memory extensively through arrays. Unlike previous works, this algorithm examines the effects of branch probabilities and allocation constraints. First, we demonstrate, through examples, the importance of incorporating branch probabilities and allocation constraint information when searching for a performance-efficient memory binding. We als ...

85 Synthesis of asynchronous control circuits with automatically generated relative timing assumptions




Jordi Cortadella, Michael Kishinevsky, Steven M. Burns, Ken Stevens November 1999 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design


Full text available: pdf(242.64 KB)

Additional Information: full citation, abstract, references, citings, index terms

This paper describes a method of synthesis of asynchronous circuits with relative timing. Asynchronous communication between gates and modules typically utilizes handshakes to ensure functionality. Relative timing assumptions in the form "event a occurs before event b" can be used to remove redundant handshakes and associated logic. This paper presents a method for automatic generation of relative timing assumptions from the unt ...

Modeling design constraints and biasing in simulation using BDDs





Full text available: pdf(133.50 KB)

Additional Information: full citation, abstract, references, citings, index terms

Constraining and input biasing are frequently used techniques in functional verification methodologies based on randomized simulation generation. Constraints confine the simulation to a legal input space, while input biasing, which can be considered as a probabilistic constraint, makes it easier to cover interesting "corner" cases. In this paper, we propose to use constraints and biasing to form a simulation environment instead of using an expli ...

87 Sketching with projective 2D strokes

Osama Tolba, Julie Dorsey, Leonard McMillan

November 1999 Proceedings of the 12th annual ACM symposium on User interface software and technology

Full text available: pdf(545.06 KB)

Additional Information: full citation, abstract, references, citings, index terms

Freehand sketching has long had appeal as an artistic medium for conceptual design because of its immediacy in capturing and communicating design intent and visual experience. We present a sketching paradigm that supports the early stages of design by preserving the fluidity of traditional freehand drawings. In addition, it attempts to fill the gap between 2D drawing programs, which have fixed views, and 3D modeling programs that allow arbitrary views. We implement our application as a two- ...

Keywords: grids, illustration, panoramas, perspective, vanishing points, view alignment

88 Human-quided simple search: combining information visualization and heuristic search



David Anderson, Emily Anderson, Neal Lesh, Joe Marks, Ken Perlin, David Ratajczak, Kathy Rvall

November 1999 Proceedings of the 1999 workshop on new paradigms in information visualization and manipulation in conjunction with the eighth ACM internation conference on Information and knowledge management

Full text available: pdf(937.14 KB) Additional Information: full citation, abstract, references, index terms

Scheduling, routing, and layout tasks are examples of hard operations-research problems that have broad application in industry. Typical algorithms for these problems combine some form of gradient descent to find local minima with some strategy for escaping nonoptimal local minima and traversing the search space. Our idea is to divide these two subtasks cleanly between human and computer: in our paradigm of human-guided sample search the computer is responsible only for fin ...

Keywords: combinatorial optimization, computer-human interaction, informtaion visualization, interactions systems, operations research, vehicle routing

89 Equivalent Elmore delay for RLC trees

Yehea I. Ismail, Eby G. Friedman, Jose L. Neves

June 1999 Proceedings of the 36th ACM/IEEE conference on Design automation

Full text available: 📆 pdf(110.99 KB) Additional Information: full citation, references, citings, index terms

Enhancing simulation with BDDs and ATPG

Malay K. Ganai, Adnan Aziz, Andreas Kuehlmann

June 1999 Proceedings of the 36th ACM/IEEE conference on Design automation

Full text available: pdf(795.60 KB) Additional Information: full citation, references, citings, index terms

Keywords: ATPG, BDDs, coverage, formal verification, simulation

Gradient-based optimization of custom circuits using a static-timing formulation A. R. Conn, I. M. Elfadel, W. W. Molzen, P. R. O'Brien, P. N. Strenski, C. Visweswariah, C. B.



June 1999 Proceedings of the 36th ACM/IEEE conference on Design automation

Full text available: 📆 pdf(105.82 KB) Additional Information: full citation, references, citings, index terms

92 ipChinook: an integrated IP-based design framework for distributed embedded <u>systems</u>



Pai Chou, Ross Ortega, Ken Hines, Kurt Patridge, Gaetano Borriello June 1999 Proceedings of the 36th ACM/IEEE conference on Design automation

Full text available: pdf(89.16 KB) Additional Information: full citation, references, citings, index terms

93	Formal	verification	in	hardware	design: a	survey
----	--------	--------------	----	----------	-----------	--------



Christoph Kern, Mark R. Greenstreet

April 1999 ACM Transactions on Design Automation of Electronic Systems (TODAES),

Full text available: pdf(411.53 KB)

Additional Information: full citation, abstract, references, citings, index terms

In recent years, formal methods have emerged as an alternative approach to ensuring the quality and correctness of hardware designs, overcoming some of the limitations of traditional validation techniques such as simulation and testing. There are two main aspects to the application of formal methods in a design process: the formal framework used to specify desired properties of a design and the verification techniques and tools used to reason about the relationship between a spec ...

Keywords: case studies, formal methods, formal verification, hardware verification, language containment, model checking, survey, theorem proving

94 Procedure cloning: a transformation for improved system-level functional partitioning Frank Vahid



January 1999 ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 4 Issue 1

Full text available: pdf(227.98 KB)

Additional Information: full citation, abstract, references, citings, index

Functional partitioning assigns the functions of a system's program-like specification among system components, such as standard-software and custom-hardware processors. We introduce a new transformation, called procedure cloning, that significantly improves functional partitioning results. The transformation creates a clone of a procedure for sole use by a particular procedure caller, so the clone can be assigned to the caller's processor, which in turn improves performance through reduced ...

Keywords: behavioral synthesis, embedded systems, functional partitioning, hardware/software codesign, replication, system-level design, system-on-a-chip, transformations

95 Transforming control-flow intensive designs to facilitate power management Ganesh Lakshminarayana, Anand Raghunathan, Niraj K. Jha, Sujit Dey November 1998 Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design



Full text available: pdf(1.09 MB)

Additional Information: full citation, references, index terms

Integrating logic retiming and register placement

Tzu-Chieh Tien, Hsiao-Pin Su, Yu-Wen Tsay, Yih-Chih Chou, Youn-Long Lin November 1998 Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design

Full text available: pdf(440.79 KB) Additional Information: full citation, references, citings, index terms

A graph-partitioning-based approach for multi-layer constrained via minimization Yih-Chih Chou, Youn-Long Lin November 1998 Proceedings of the 1998 IEEE/ACM international conference on



Computer-aided design

Full text available: pdf(414.86 KB) Additional Information: full citation, references, citings, index terms

98 Fast high-level power estimation for control-flow intensive design

Kamal S. Khouri, Ganesh Lakshminarayana, Niraj K. Jha

August 1998 Proceedings of the 1998 international symposium on Low power electronics and design

Full text available: pdf(901.04 KB)

Additional Information: full citation, abstract, references, citings, index terms

In this paper, we present a power estimation technique for control-flow intensive designs that is tailored towards driving iterative high-level synthesis systems, where hundreds of architectural trade-offs are explored and compared. Our method is fast and relatively accurate. The algorithm utilizes the behavioral information to extract branch probabilities, and uses these in conjunction with switching activity and circuit capacitance information, to estimate the power consumption of a given ...

99 FACT: a framework for the application of throughput and power optimizing transformations to control-flow intensive behavioral descriptions

Ganesh Lakshminarayana, Niraj K. Jha

May 1998 Proceedings of the 35th annual conference on Design automation - Volume

Full text available: pdf(341.78 KB) Additional Information: full citation, abstract, references, citings, index

In this paper, we present an algorithm for the application of a general class of transformations to control-flow intensive behavioral descriptions. Our algorithm is based on the observation that incorporation of scheduling information can help guide the selection and application of candidate transformations, and significantly enhance the quality of the synthesized solution. The efficacy of the selected throughput and power optimizing transformations is enhanced by the ability of our algorit ...

Keywords: high-level synthesis, telecommunication

100 Synthesis of power-optimized and area-optimized circuits from hierarchical behavioral descriptions

Ganesh Lakshminarayana, Niraj K. Jha

May 1998 Proceedings of the 35th annual conference on Design automation - Volume

Publisher Site

Full text available: pdf(310.50 KB) Additional Information: full citation, abstract, references, citings, index terms

We present a technique for synthesizing power- as well as area-optimized circuits from hierarchical data flow graphs under throughput constraints. We allow for the use of complex RTL modules, such as FFTs and filters, as building blocks for the RTL circuit, in addition to simple RTL modules such as adders and multipliers. Unlike past techniques in the area, we also customize the complex RTL modules to match the environment in which they find themselves. We present a fast and efficient algor ...

Keywords: ISM frequency band, RF CMOS, digital radio, spread spectrum communication, transceiver

Results 81 - 100 of 200

Result page: <u>previous 1 2 3 4 5 6 7 8 9 10 next</u>

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

<u>Terms of Usage Privacy Policy Code of Ethics Contact Us</u>

Useful downloads: Adobe Acrobat QuickTime Windows Media Player Real Player